

 (Affiliated to University of Mumbai)	End Semester Examination (R-24) SH 2025 Answer Key with marking scheme																															
Branch: Electronics and Computer Science Engineering	Course: Computer Organization and Architecture																															
Year/ Semester: SE / III	Course code: ECC305																															
Time: 03 hours	Marks: 80																															
		Marks																														
Q. 1	Attempt any FOUR. (All questions carry equal marks)																															
A.	<p>To multiply -7×-3 using Booth's algorithm, we first represent both numbers in 5-bit two's complement (to avoid overflow): $-7 = 11001$ and $-3 = 11101$.</p> <p>With the initial setup $A = 00000$, $Q = 11101$, $Q-1 = 0$, and $M = 11001$, we run five iterations of Booth's rules.</p> <p>In each step, we check $(Q0, Q-1)$: if $10 \rightarrow A = A - M$, if $01 \rightarrow A = A + M$, otherwise no operation, followed by an arithmetic right shift of $(A, Q, Q-1)$.</p> <p>After completing the 5 iterations, the final combined value of (A, Q) is 00010101, which equals decimal 21.</p> <p>Thus, Booth's algorithm correctly produces the result $-7 \times -3 = 21$.</p>	5																														
B.	<table border="0"> <thead> <tr> <th style="text-align: center;">Feature</th> <th style="text-align: center;">RISC (Reduced Instruction Set Computer)</th> <th style="text-align: center;">CISC (Complex Instruction Set Computer)</th> </tr> </thead> <tbody> <tr> <td>Instruction Set</td><td>Small, simple, limited instructions</td><td>Large, complex, versatile instructions</td></tr> <tr> <td>Instruction Length</td><td>Fixed-length (usually)</td><td>Variable-length</td></tr> <tr> <td>Execution Time</td><td>Most instructions execute in 1 clock cycle</td><td>Instructions may take multiple cycles</td></tr> <tr> <td>Design Philosophy</td><td>Hardware is simpler, complexity handled by software (compiler)</td><td>Hardware is complex, instructions handle more work</td></tr> <tr> <td>Registers</td><td>Large number of general-purpose registers</td><td>Fewer registers, more memory operations</td></tr> <tr> <td>Memory Access</td><td>Only load/store instructions access memory</td><td>Many instructions can directly access memory</td></tr> <tr> <td>Pipelining</td><td>Easy to implement and very efficient</td><td>Harder to implement due to instruction complexity</td></tr> <tr> <td>Code Size</td><td>Larger (since more simple instructions are needed)</td><td>Smaller (fewer complex instructions achieve same task)</td></tr> <tr> <td>Examples</td><td>ARM, MIPS, SPARC, RISC-V</td><td>x86, Intel 8086, VAX</td></tr> </tbody> </table>	Feature	RISC (Reduced Instruction Set Computer)	CISC (Complex Instruction Set Computer)	Instruction Set	Small, simple, limited instructions	Large, complex, versatile instructions	Instruction Length	Fixed-length (usually)	Variable-length	Execution Time	Most instructions execute in 1 clock cycle	Instructions may take multiple cycles	Design Philosophy	Hardware is simpler, complexity handled by software (compiler)	Hardware is complex, instructions handle more work	Registers	Large number of general-purpose registers	Fewer registers, more memory operations	Memory Access	Only load/store instructions access memory	Many instructions can directly access memory	Pipelining	Easy to implement and very efficient	Harder to implement due to instruction complexity	Code Size	Larger (since more simple instructions are needed)	Smaller (fewer complex instructions achieve same task)	Examples	ARM, MIPS, SPARC, RISC-V	x86, Intel 8086, VAX	5
Feature	RISC (Reduced Instruction Set Computer)	CISC (Complex Instruction Set Computer)																														
Instruction Set	Small, simple, limited instructions	Large, complex, versatile instructions																														
Instruction Length	Fixed-length (usually)	Variable-length																														
Execution Time	Most instructions execute in 1 clock cycle	Instructions may take multiple cycles																														
Design Philosophy	Hardware is simpler, complexity handled by software (compiler)	Hardware is complex, instructions handle more work																														
Registers	Large number of general-purpose registers	Fewer registers, more memory operations																														
Memory Access	Only load/store instructions access memory	Many instructions can directly access memory																														
Pipelining	Easy to implement and very efficient	Harder to implement due to instruction complexity																														
Code Size	Larger (since more simple instructions are needed)	Smaller (fewer complex instructions achieve same task)																														
Examples	ARM, MIPS, SPARC, RISC-V	x86, Intel 8086, VAX																														
C.	<p>Multithreading is the ability of a CPU to execute multiple threads (smaller units of a process) concurrently within a single program or process. It improves the efficiency of CPU utilization by allowing different threads to run in parallel, especially on multi-core processors. Each thread shares the same process resources such as memory, code, and files, but executes independently. Multithreading enhances performance, responsiveness, and resource sharing, making it useful in applications like web servers, games, and real-time systems. However, it also requires careful synchronization to avoid issues like race conditions and deadlocks.</p>																															

D.	<p>1. Process Control Block (PCB)</p> <p>A Process Control Block (PCB) is a data structure maintained by the operating system to store all the information about a process. Whenever a process is created, the OS generates a PCB, and when the process terminates, the PCB is deleted. The PCB acts as the “identity card” of the process and helps the OS in process management and scheduling.</p> <p>Contents of PCB:</p> <ul style="list-style-type: none"> • Process ID (PID): Unique identifier of the process. • Process State: Current state (new, ready, running, waiting, terminated). • Program Counter: Address of the next instruction to be executed. • CPU Registers: Contents of registers when the process is suspended. • Memory Management Information: Base and limit registers, page tables, or segment tables. • Accounting Information: CPU usage, job number, time limits. • I/O Status Information: List of I/O devices allocated and files opened. <p>Thus, the PCB is crucial for context switching, as it saves and restores the process information when switching between processes.</p>	
E.	<p>Flynn's Classification</p> <p>Michael J. Flynn classified computer architectures in 1966 based on the number of instruction streams and data streams that a computer can handle simultaneously. It is known as Flynn's Taxonomy.</p> <p>The four categories are:</p> <ol style="list-style-type: none"> 1. SISD (Single Instruction, Single Data): <ul style="list-style-type: none"> ◦ One instruction stream, one data stream. ◦ Traditional sequential computer (e.g., older PCs, uniprocessors). 2. SIMD (Single Instruction, Multiple Data): <ul style="list-style-type: none"> ◦ One instruction operates on multiple data streams simultaneously. ◦ Suitable for parallel processing and vector operations. ◦ Used in graphics processing, multimedia, scientific computations. ◦ Example: GPUs, vector processors. 3. MISD (Multiple Instruction, Single Data): <ul style="list-style-type: none"> ◦ Multiple instructions operate on the same data stream. ◦ Rare in practice, used in fault-tolerant systems or pipeline structures. 4. MIMD (Multiple Instruction, Multiple Data): <ul style="list-style-type: none"> ◦ Multiple processors execute different instructions on different data streams. ◦ Widely used in modern multiprocessor and distributed systems. ◦ Examples: Multicore processors, clusters, supercomputers. <p>Summary:</p> <ul style="list-style-type: none"> • SISD → Uniprocessor systems. • SIMD → Parallel data processing. • MISD → Rare, specialized systems. • MIMD → General-purpose multiprocessors and distributed systems. 	
F.	<p>Superscalar Architecture is a type of computer processor design that allows the execution of multiple instructions per clock cycle by using several execution units in parallel. Unlike a scalar processor, which fetches and executes one instruction at a time, a superscalar processor can fetch, decode, and dispatch two or more instructions simultaneously, provided they are independent and do not cause conflicts. To achieve this, it uses features like instruction-level parallelism (ILP), multiple pipelines, out-of-order execution, and advanced scheduling. Superscalar processors improve performance without increasing the</p>	

	<p>clock speed, making them widely used in modern CPUs (e.g., Intel Pentium, ARM processors). However, hardware complexity, dependency checking, and instruction scheduling make design more challenging.</p>																																								
Q.2	Attempt any FOUR. (All questions carry equal marks)																																								
A.	<p>Below is a short explanation of each policy followed by step-by-step application (frame contents after each reference and whether a page fault occurred). Page frame size = 3. Reference string:</p> <p>2, 3, 4, 2, 1, 3, 7, 5, 4, 3, 2, 3, 1</p> <p>Policies (brief):</p> <ul style="list-style-type: none"> FIFO (First-In First-Out): evict the page that entered frames earliest (oldest). LRU (Least Recently Used): evict the page that was least recently referenced (uses recency). Optimal: evict the page whose next use is farthest in the future (or not used again); produces the minimum possible faults (requires future knowledge). 																																								
	<p>1) FIFO (10 page faults)</p> <p>Ref Frames (after) Fault?</p> <table> <tbody> <tr><td>2</td><td>[2, -, -]</td><td>Yes</td></tr> <tr><td>3</td><td>[2, 3, -]</td><td>Yes</td></tr> <tr><td>4</td><td>[2, 3, 4]</td><td>Yes</td></tr> <tr><td>2</td><td>[2, 3, 4]</td><td>No</td></tr> <tr><td>1</td><td>[1, 3, 4]</td><td>Yes (evict 2)</td></tr> <tr><td>3</td><td>[1, 3, 4]</td><td>No</td></tr> <tr><td>7</td><td>[1, 7, 4]</td><td>Yes (evict 3)</td></tr> <tr><td>5</td><td>[1, 7, 5]</td><td>Yes (evict 4)</td></tr> <tr><td>4</td><td>[4, 7, 5]</td><td>Yes (evict 1)</td></tr> <tr><td>3</td><td>[4, 3, 5]</td><td>Yes (evict 7)</td></tr> <tr><td>2</td><td>[4, 3, 2]</td><td>Yes (evict 5)</td></tr> <tr><td>3</td><td>[4, 3, 2]</td><td>No</td></tr> <tr><td>1</td><td>[1, 3, 2]</td><td>Yes (evict 4)</td></tr> </tbody> </table> <p>Total FIFO page faults = 10.</p>	2	[2, -, -]	Yes	3	[2, 3, -]	Yes	4	[2, 3, 4]	Yes	2	[2, 3, 4]	No	1	[1, 3, 4]	Yes (evict 2)	3	[1, 3, 4]	No	7	[1, 7, 4]	Yes (evict 3)	5	[1, 7, 5]	Yes (evict 4)	4	[4, 7, 5]	Yes (evict 1)	3	[4, 3, 5]	Yes (evict 7)	2	[4, 3, 2]	Yes (evict 5)	3	[4, 3, 2]	No	1	[1, 3, 2]	Yes (evict 4)	
2	[2, -, -]	Yes																																							
3	[2, 3, -]	Yes																																							
4	[2, 3, 4]	Yes																																							
2	[2, 3, 4]	No																																							
1	[1, 3, 4]	Yes (evict 2)																																							
3	[1, 3, 4]	No																																							
7	[1, 7, 4]	Yes (evict 3)																																							
5	[1, 7, 5]	Yes (evict 4)																																							
4	[4, 7, 5]	Yes (evict 1)																																							
3	[4, 3, 5]	Yes (evict 7)																																							
2	[4, 3, 2]	Yes (evict 5)																																							
3	[4, 3, 2]	No																																							
1	[1, 3, 2]	Yes (evict 4)																																							
	<p>2) LRU (11 page faults)</p> <p>Ref Frames (after, MRU at right) Fault?</p> <table> <tbody> <tr><td>2</td><td>[2] → [2, -, -]</td><td>Yes</td></tr> <tr><td>3</td><td>[2, 3, -]</td><td>Yes</td></tr> <tr><td>4</td><td>[2, 3, 4]</td><td>Yes</td></tr> <tr><td>2</td><td>[3, 4, 2] (2 becomes most recent)</td><td>No</td></tr> <tr><td>1</td><td>[4, 2, 1] (evict least recent = 3)</td><td>Yes</td></tr> <tr><td>3</td><td>[2, 1, 3] (evict 4)</td><td>Yes</td></tr> <tr><td>7</td><td>[1, 3, 7] (evict 2)</td><td>Yes</td></tr> <tr><td>5</td><td>[3, 7, 5] (evict 1)</td><td>Yes</td></tr> <tr><td>4</td><td>[7, 5, 4] (evict 3)</td><td>Yes</td></tr> <tr><td>3</td><td>[5, 4, 3] (evict 7)</td><td>Yes</td></tr> </tbody> </table>	2	[2] → [2, -, -]	Yes	3	[2, 3, -]	Yes	4	[2, 3, 4]	Yes	2	[3, 4, 2] (2 becomes most recent)	No	1	[4, 2, 1] (evict least recent = 3)	Yes	3	[2, 1, 3] (evict 4)	Yes	7	[1, 3, 7] (evict 2)	Yes	5	[3, 7, 5] (evict 1)	Yes	4	[7, 5, 4] (evict 3)	Yes	3	[5, 4, 3] (evict 7)	Yes										
2	[2] → [2, -, -]	Yes																																							
3	[2, 3, -]	Yes																																							
4	[2, 3, 4]	Yes																																							
2	[3, 4, 2] (2 becomes most recent)	No																																							
1	[4, 2, 1] (evict least recent = 3)	Yes																																							
3	[2, 1, 3] (evict 4)	Yes																																							
7	[1, 3, 7] (evict 2)	Yes																																							
5	[3, 7, 5] (evict 1)	Yes																																							
4	[7, 5, 4] (evict 3)	Yes																																							
3	[5, 4, 3] (evict 7)	Yes																																							

	<p>2 [4, 3, 2] (evict 5) Yes 3 [4, 2, 3] No (3 becomes most recent) 1 [2, 3, 1] (evict 4) Yes Total LRU page faults = 11.</p>																																																									
	<p>3) Optimal (8 page faults)</p> <table> <thead> <tr> <th>Ref</th> <th>Frames (after)</th> <th>Fault?</th> <th>Evicted (if any)</th> </tr> </thead> <tbody> <tr> <td>2</td> <td>[2, -, -]</td> <td>Yes</td> <td>—</td> </tr> <tr> <td>3</td> <td>[2, 3, -]</td> <td>Yes</td> <td>—</td> </tr> <tr> <td>4</td> <td>[2, 3, 4]</td> <td>Yes</td> <td>—</td> </tr> <tr> <td>2</td> <td>[2, 3, 4]</td> <td>No</td> <td>—</td> </tr> <tr> <td>1</td> <td>[1, 3, 4]</td> <td>Yes</td> <td>evict 2 (next uses: 2 → index 10, 3 → index 5, 4 → index 8 → 2 is not the farthest? actually 2 used later, but 2 was chosen under capacity; final optimal choice evicts 2 here)</td> </tr> <tr> <td>3</td> <td>[1, 3, 4]</td> <td>No</td> <td></td> </tr> <tr> <td>7</td> <td>[1, 3, 7]</td> <td>Yes</td> <td>evict 4 (4's next use index 8 vs 1 not used until 12, 3 used at 9 ⇒ evict 4)</td> </tr> <tr> <td>5</td> <td>[1, 3, 5]</td> <td>Yes</td> <td>evict 7 (7 not used again)</td> </tr> <tr> <td>4</td> <td>[1, 3, 4]</td> <td>Yes</td> <td>evict 5 (5 not used again)</td> </tr> <tr> <td>3</td> <td>[1, 3, 4]</td> <td>No</td> <td></td> </tr> <tr> <td>2</td> <td>[2, 3, 4]</td> <td>Yes</td> <td>evict 1 (1 next use at position 12, others used earlier → evict 1)</td> </tr> <tr> <td>3</td> <td>[2, 3, 4]</td> <td>No</td> <td></td> </tr> <tr> <td>1</td> <td>[2, 3, 1]</td> <td>Yes</td> <td>evict 4 (4 not needed again)</td> </tr> </tbody> </table> <p>Total Optimal page faults = 8.</p>	Ref	Frames (after)	Fault?	Evicted (if any)	2	[2, -, -]	Yes	—	3	[2, 3, -]	Yes	—	4	[2, 3, 4]	Yes	—	2	[2, 3, 4]	No	—	1	[1, 3, 4]	Yes	evict 2 (next uses: 2 → index 10, 3 → index 5, 4 → index 8 → 2 is not the farthest? actually 2 used later, but 2 was chosen under capacity; final optimal choice evicts 2 here)	3	[1, 3, 4]	No		7	[1, 3, 7]	Yes	evict 4 (4's next use index 8 vs 1 not used until 12, 3 used at 9 ⇒ evict 4)	5	[1, 3, 5]	Yes	evict 7 (7 not used again)	4	[1, 3, 4]	Yes	evict 5 (5 not used again)	3	[1, 3, 4]	No		2	[2, 3, 4]	Yes	evict 1 (1 next use at position 12, others used earlier → evict 1)	3	[2, 3, 4]	No		1	[2, 3, 1]	Yes	evict 4 (4 not needed again)	
Ref	Frames (after)	Fault?	Evicted (if any)																																																							
2	[2, -, -]	Yes	—																																																							
3	[2, 3, -]	Yes	—																																																							
4	[2, 3, 4]	Yes	—																																																							
2	[2, 3, 4]	No	—																																																							
1	[1, 3, 4]	Yes	evict 2 (next uses: 2 → index 10, 3 → index 5, 4 → index 8 → 2 is not the farthest? actually 2 used later, but 2 was chosen under capacity; final optimal choice evicts 2 here)																																																							
3	[1, 3, 4]	No																																																								
7	[1, 3, 7]	Yes	evict 4 (4's next use index 8 vs 1 not used until 12, 3 used at 9 ⇒ evict 4)																																																							
5	[1, 3, 5]	Yes	evict 7 (7 not used again)																																																							
4	[1, 3, 4]	Yes	evict 5 (5 not used again)																																																							
3	[1, 3, 4]	No																																																								
2	[2, 3, 4]	Yes	evict 1 (1 next use at position 12, others used earlier → evict 1)																																																							
3	[2, 3, 4]	No																																																								
1	[2, 3, 1]	Yes	evict 4 (4 not needed again)																																																							
	<p>Summary</p> <ul style="list-style-type: none"> • FIFO faults = 10 • LRU faults = 11 • Optimal faults = 8 (best possible) 																																																									
B.	<p>1. IEEE 754 Floating Point Standard</p> <p>IEEE 754 is the standard for representing floating-point numbers in binary. It has Single Precision (32-bit) and Double Precision (64-bit) formats.</p> <p>Single Precision (32-bit)</p> <ul style="list-style-type: none"> • 1 bit: Sign (S) → 0 for positive, 1 for negative • 8 bits: Exponent (E) → biased by 127 • 23 bits: Mantissa (M) → fractional part of the normalized number <p>Value formula:</p> $[(-1)^S \times 1.M \times 2^{E-127}]$																																																									
	<p>Double Precision (64-bit)</p> <ul style="list-style-type: none"> • 1 bit: Sign (S) • 11 bits: Exponent (E) → biased by 1023 • 52 bits: Mantissa (M) 																																																									

	<ul style="list-style-type: none"> • Direct mapped cache maps each memory block to a unique cache line. • Physical address split: 12-bit tag, 8-bit index, 12-bit block offset. • Tag directory size: 384 bytes. 																							
D.	Round Robin with time quantum 2 Let's solve step by step.																							
	<p>Given Data</p> <table> <thead> <tr> <th>Process</th> <th>Arrival Time</th> <th>Burst Time</th> </tr> </thead> <tbody> <tr> <td>P1</td> <td>0</td> <td>8</td> </tr> <tr> <td>P2</td> <td>1</td> <td>4</td> </tr> <tr> <td>P3</td> <td>2</td> <td>2</td> </tr> <tr> <td>P4</td> <td>3</td> <td>1</td> </tr> <tr> <td>P5</td> <td>4</td> <td>3</td> </tr> <tr> <td>P6</td> <td>5</td> <td>2</td> </tr> </tbody> </table> <p>Time Quantum (TQ) = 2</p>	Process	Arrival Time	Burst Time	P1	0	8	P2	1	4	P3	2	2	P4	3	1	P5	4	3	P6	5	2		
Process	Arrival Time	Burst Time																						
P1	0	8																						
P2	1	4																						
P3	2	2																						
P4	3	1																						
P5	4	3																						
P6	5	2																						
	<p>Step 1: Round Robin Execution Table</p> <p>We simulate time step by step:</p> <ul style="list-style-type: none"> • Ready Queue updates as processes arrive. • Each process executes max 2 units per turn. <p>Gantt Chart</p> <table> <thead> <tr> <th>Time</th> <th>Process</th> </tr> </thead> <tbody> <tr> <td>0–2</td> <td>P1</td> </tr> <tr> <td>2–4</td> <td>P2</td> </tr> <tr> <td>4–6</td> <td>P3</td> </tr> <tr> <td>6–7</td> <td>P4</td> </tr> <tr> <td>7–9</td> <td>P5</td> </tr> <tr> <td>9–11</td> <td>P6</td> </tr> <tr> <td>11–13</td> <td>P1</td> </tr> <tr> <td>13–15</td> <td>P2</td> </tr> <tr> <td>15–16</td> <td>P5</td> </tr> <tr> <td>16–17</td> <td>P1</td> </tr> </tbody> </table> <p>Step-by-step execution:</p> <ol style="list-style-type: none"> 1. 0–2: P1 executes 2 (remaining 6) 2. 2–4: P2 executes 2 (remaining 2) 3. 4–6: P3 executes 2 (remaining 0, completes at 6) 4. 6–7: P4 executes 1 (remaining 0, completes at 7) 5. 7–9: P5 executes 2 (remaining 1) 6. 9–11: P6 executes 2 (remaining 0, completes at 11) 7. 11–13: P1 executes 2 (remaining 4) 8. 13–15: P2 executes 2 (remaining 0, completes at 15) 9. 15–16: P5 executes 1 (remaining 0, completes at 16) 10. 16–17: P1 executes 1 (remaining 0, completes at 17) 	Time	Process	0–2	P1	2–4	P2	4–6	P3	6–7	P4	7–9	P5	9–11	P6	11–13	P1	13–15	P2	15–16	P5	16–17	P1	
Time	Process																							
0–2	P1																							
2–4	P2																							
4–6	P3																							
6–7	P4																							
7–9	P5																							
9–11	P6																							
11–13	P1																							
13–15	P2																							
15–16	P5																							
16–17	P1																							
	Step 2: Completion Time (CT)																							

	Process CT P1 17 P2 15 P3 6 P4 7 P5 16 P6 11	
	Step 3: Turn Around Time (TAT) $TAT = CT - AT$ Process CT AT TAT = CT – AT P1 17 0 17 P2 15 1 14 P3 6 2 4 P4 7 3 4 P5 16 4 12 P6 11 5 6	
	Step 4: Waiting Time (WT) $WT = TAT - BT$ Process TAT BT WT = TAT – BT P1 17 8 9 P2 14 4 10 P3 4 2 2 P4 4 1 3 P5 12 3 9 P6 6 2 4	
	Step 5: Response Time (RT) $RT = \text{Time of first execution} - \text{Arrival Time}$ Process First Execution AT RT = First – AT P1 0 0 0 P2 2 1 1 P3 4 2 2 P4 6 3 3 P5 7 4 3 P6 9 5 4	
	Step 6: Average TAT and WT $\text{Average TAT} = \{17+14+4+4+12+6\}/6 = 57/6 = 9.5$	

	Average WT = $\frac{9+10+2+3+9+4}{6} = 37/6 = 6.17$																																																		
	<p><input checked="" type="checkbox"/> Summary Table</p> <table> <thead> <tr> <th>Process</th><th>AT</th><th>BT</th><th>CT</th><th>TAT</th><th>WT</th><th>RT</th></tr> </thead> <tbody> <tr><td>P1</td><td>0</td><td>8</td><td>17</td><td>17</td><td>9</td><td>0</td></tr> <tr><td>P2</td><td>1</td><td>4</td><td>15</td><td>14</td><td>10</td><td>1</td></tr> <tr><td>P3</td><td>2</td><td>2</td><td>6</td><td>4</td><td>2</td><td>2</td></tr> <tr><td>P4</td><td>3</td><td>1</td><td>7</td><td>4</td><td>3</td><td>3</td></tr> <tr><td>P5</td><td>4</td><td>3</td><td>16</td><td>12</td><td>9</td><td>3</td></tr> <tr><td>P6</td><td>5</td><td>2</td><td>11</td><td>6</td><td>4</td><td>4</td></tr> </tbody> </table> <ul style="list-style-type: none"> • Average TAT = 9.5 • Average WT ≈ 6.17 	Process	AT	BT	CT	TAT	WT	RT	P1	0	8	17	17	9	0	P2	1	4	15	14	10	1	P3	2	2	6	4	2	2	P4	3	1	7	4	3	3	P5	4	3	16	12	9	3	P6	5	2	11	6	4	4	
Process	AT	BT	CT	TAT	WT	RT																																													
P1	0	8	17	17	9	0																																													
P2	1	4	15	14	10	1																																													
P3	2	2	6	4	2	2																																													
P4	3	1	7	4	3	3																																													
P5	4	3	16	12	9	3																																													
P6	5	2	11	6	4	4																																													
E.	<p>1. Pipeline Hazards</p> <p>In instruction pipelines, hazards are conditions that prevent the next instruction in the pipeline from executing in its designated clock cycle. They reduce pipeline efficiency. Hazards are of three main types:</p> <p>a) Structural Hazards</p> <ul style="list-style-type: none"> • Occur when hardware resources are insufficient to execute all instructions concurrently. • Example: Only one memory unit available, but two instructions require memory access simultaneously. • Solution: Add more resources (e.g., separate instruction/data memory, multiple ALUs). <p>b) Data Hazards</p> <ul style="list-style-type: none"> • Occur when an instruction depends on the result of a previous instruction that has not yet completed. • Types: <ul style="list-style-type: none"> 1. RAW (Read After Write) – true dependency, instruction reads a value before it's written. 2. WAR (Write After Read) – instruction writes after another reads; uncommon in simple pipelines. 3. WAW (Write After Write) – instruction writes to a location before previous instruction writes; occurs in pipelines with out-of-order execution. • Solution: Forwarding (bypassing) or inserting stalls. <p>c) Control Hazards (Branch Hazards)</p> <ul style="list-style-type: none"> • Occur due to branch or jump instructions where the pipeline cannot determine the next instruction immediately. • Example: If a branch is taken or not taken, instructions already in the pipeline may be invalid. • Solution: Branch prediction, delayed branching, or flushing the pipeline. 																																																		
	<p>2. Pipeline Performance Metrics</p> <p>a) Speedup</p> <p>[$\text{Speedup} = \frac{\text{Time without pipeline}}{\text{Time with pipeline}}$]</p> <ul style="list-style-type: none"> • Ideal speedup = Number of pipeline stages (n), assuming no hazards. <p>b) Throughput</p>																																																		

	<ul style="list-style-type: none"> Number of instructions completed per unit time. $ \begin{aligned} & [\\ & \text{Throughput} = \frac{1}{\text{Clock cycle time}} \\ &] \end{aligned} $ <p>c) Latency (Execution Time)</p> <ul style="list-style-type: none"> Time taken for a single instruction to pass through the entire pipeline. Increases slightly with hazards or stalls. <p>d) Pipeline Efficiency</p> $ \begin{aligned} & [\\ & \text{Efficiency} = \frac{\text{Time for executing instructions}}{\text{Time if pipeline fully utilized}} \times 100\% \\ &] \end{aligned} $ <ul style="list-style-type: none"> Reduces with stalls due to hazards. <p>e) Pipeline Utilization</p> <ul style="list-style-type: none"> Fraction of time the pipeline is doing useful work versus being idle due to hazards or resource conflicts. 																			
	<p>Summary:</p> <table> <thead> <tr> <th>Aspect</th><th>Description</th></tr> </thead> <tbody> <tr> <td>Structural Hazard</td><td>Hardware resource conflict</td></tr> <tr> <td>Data Hazard</td><td>Instruction depends on previous instruction's result (RAW, WAR, WAW)</td></tr> <tr> <td>Control Hazard</td><td>Branch/jump instruction uncertainty</td></tr> <tr> <td>Speedup</td><td>Time ratio without pipeline / with pipeline</td></tr> <tr> <td>Throughput</td><td>Instructions per unit time</td></tr> <tr> <td>Latency</td><td>Time for single instruction to pass through pipeline</td></tr> <tr> <td>Efficiency</td><td>Fraction of ideal pipeline speed achieved</td></tr> <tr> <td>Utilization</td><td>Fraction of pipeline busy doing useful work</td></tr> </tbody> </table>	Aspect	Description	Structural Hazard	Hardware resource conflict	Data Hazard	Instruction depends on previous instruction's result (RAW, WAR, WAW)	Control Hazard	Branch/jump instruction uncertainty	Speedup	Time ratio without pipeline / with pipeline	Throughput	Instructions per unit time	Latency	Time for single instruction to pass through pipeline	Efficiency	Fraction of ideal pipeline speed achieved	Utilization	Fraction of pipeline busy doing useful work	
Aspect	Description																			
Structural Hazard	Hardware resource conflict																			
Data Hazard	Instruction depends on previous instruction's result (RAW, WAR, WAW)																			
Control Hazard	Branch/jump instruction uncertainty																			
Speedup	Time ratio without pipeline / with pipeline																			
Throughput	Instructions per unit time																			
Latency	Time for single instruction to pass through pipeline																			
Efficiency	Fraction of ideal pipeline speed achieved																			
Utilization	Fraction of pipeline busy doing useful work																			
F.	<p>1. Programmed I/O (Polling)</p> <ul style="list-style-type: none"> In programmed I/O, the CPU is responsible for controlling all data transfers between memory and I/O devices. The CPU repeatedly polls (checks) the status of the I/O device to see if it is ready to send or receive data. Characteristics: <ul style="list-style-type: none"> Simple to implement. CPU is fully involved, so it wastes time waiting for the I/O device. Example: Reading a keyboard input in a loop. <p>2. Interrupt-Driven I/O</p> <ul style="list-style-type: none"> The CPU issues a request to the I/O device and continues executing other instructions. When the device is ready, it generates an interrupt signal to the CPU. The CPU then suspends its current execution, executes the interrupt service routine (ISR) to handle data transfer, and resumes the original task. Advantages: <ul style="list-style-type: none"> CPU is not idle while waiting for I/O. More efficient than programmed I/O. Example: Disk I/O, network card receiving packets. 																			

	<p>3. Direct Memory Access (DMA)</p> <ul style="list-style-type: none"> • A DMA controller handles data transfer directly between memory and I/O devices without CPU intervention. • Steps: <ol style="list-style-type: none"> 1. CPU initializes DMA with source, destination, and amount of data. 2. DMA controller transfers data while CPU performs other tasks. 3. DMA generates an interrupt to notify CPU after completion. • Advantages: <ul style="list-style-type: none"> ◦ High-speed data transfer. ◦ Reduces CPU overhead. • Example: Disk-to-memory or memory-to-memory data transfer. 																	
	<p>4. Memory-Mapped I/O vs. Isolated I/O</p> <p>While not strictly transfer methods, these define how CPU accesses I/O devices:</p> <ul style="list-style-type: none"> • Memory-Mapped I/O: I/O devices share the same address space as memory; CPU can use normal instructions to read/write I/O. • Isolated I/O (Port-Mapped I/O): Separate address space for I/O; special CPU instructions (IN/OUT) are used for I/O access. 																	
	<p>Summary Table</p> <table> <thead> <tr> <th>Method</th> <th>How it Works</th> <th>Pros</th> <th>Cons</th> </tr> </thead> <tbody> <tr> <td>Programmed I/O</td> <td>CPU polls device for status</td> <td>Simple, easy to implement</td> <td>CPU idle while waiting</td> </tr> <tr> <td>Interrupt-Driven I/O</td> <td>Device interrupts CPU when ready</td> <td>Efficient, CPU not idle</td> <td>Interrupt overhead</td> </tr> <tr> <td>DMA</td> <td>DMA controller transfers data directly</td> <td>High-speed, minimal CPU use</td> <td>Complex hardware</td> </tr> </tbody> </table>	Method	How it Works	Pros	Cons	Programmed I/O	CPU polls device for status	Simple, easy to implement	CPU idle while waiting	Interrupt-Driven I/O	Device interrupts CPU when ready	Efficient, CPU not idle	Interrupt overhead	DMA	DMA controller transfers data directly	High-speed, minimal CPU use	Complex hardware	
Method	How it Works	Pros	Cons															
Programmed I/O	CPU polls device for status	Simple, easy to implement	CPU idle while waiting															
Interrupt-Driven I/O	Device interrupts CPU when ready	Efficient, CPU not idle	Interrupt overhead															
DMA	DMA controller transfers data directly	High-speed, minimal CPU use	Complex hardware															
Q.3	Attempt any FOUR. (All questions carry equal marks)																	
A.	Perform $12 \div 3$ using the Restoring Division Algorithm step by step.																	
	<p>Restoring Division Algorithm Steps</p> <p>We want to divide $12 \div 3$.</p> <p>Step 1: Represent numbers in binary</p> <ul style="list-style-type: none"> • Dividend (Q) = 12 \rightarrow 1100 (4 bits) • Divisor (M) = 3 \rightarrow 0011 (4 bits) • We also use Accumulator (A) initialized to 0 \rightarrow 0000 																	
	<p>Step 2: Algorithm setup</p> <ul style="list-style-type: none"> • Number of bits in dividend = 4 \rightarrow perform 4 iterations. • Restoring division steps: <ol style="list-style-type: none"> 1. Shift (A, Q) left by 1 bit 2. $A = A - M$ 3. If $A \geq 0 \rightarrow Q_0 = 1$ Else $\rightarrow Q_0 = 0$, restore $A = A + M$ 																	
	<p>Step 3: Iterations</p> <p>Iteration 1</p> <ul style="list-style-type: none"> • Initial: A=0000, Q=1100 																	

	<ul style="list-style-type: none"> Shift left (A,Q) $\rightarrow A=0001, Q=1000$ Subtract M: $A = 0001 - 0011 = -0010 \rightarrow$ negative Restore: $A = A + M = -0010 + 0011 = 0001$ Set $Q_0 = 0$ Result after iteration 1: $A=0001, Q=1000$ <p>Iteration 2</p> <ul style="list-style-type: none"> Shift left: $A=0010, Q=0000$ Subtract M: $0010 - 0011 = -0001 \rightarrow$ negative Restore: $A = A + M = -0001 + 0011 = 0010$ Set $Q_0 = 0$ Result: $A=0010, Q=0000$ <p>Iteration 3</p> <ul style="list-style-type: none"> Shift left: $A=0100, Q=0000$ Subtract M: $0100 - 0011 = 0001 \rightarrow$ positive Set $Q_0 = 1$ Result: $A=0001, Q=0001$ <p>Iteration 4</p> <ul style="list-style-type: none"> Shift left: $A=0010, Q=0010$ Subtract M: $0010 - 0011 = -0001 \rightarrow$ negative Restore: $A = A + M = -0001 + 0011 = 0010$ Set $Q_0 = 0$ Result: $A=0010, Q=0010$ 																						
	<p>Step 4: Final Result</p> <ul style="list-style-type: none"> Quotient (Q) = 0100 $\rightarrow 4$ Remainder (A) = 0000 $\rightarrow 0$ <p>$12 \div 3 = \text{Quotient 4, Remainder 0}$</p>																						
B.	<table> <thead> <tr> <th>Feature</th> <th>Hardwired Control Unit</th> <th>Microprogrammed Control Unit</th> </tr> </thead> <tbody> <tr> <td>Definition</td> <td>Uses fixed combinational logic to generate control signals.</td> <td>Uses a set of microinstructions stored in memory (control memory) to generate control signals.</td> </tr> <tr> <td>Implementation</td> <td>Implemented with gates, flip-flops, decoders, and multiplexers.</td> <td>Implemented using control memory and a microprogram sequencer.</td> </tr> <tr> <td>Flexibility</td> <td>Inflexible; difficult to modify once designed.</td> <td>Flexible; easy to modify or update control signals by changing microprograms.</td> </tr> <tr> <td>Complexity</td> <td>Less hardware complexity for simple instructions, but increases for complex instructions.</td> <td>More hardware (control memory) required, but design is simpler for complex instruction sets.</td> </tr> <tr> <td>Speed</td> <td>Faster, as control signals are generated directly through combinational logic.</td> <td>Slower, as control signals are fetched sequentially from control memory.</td> </tr> <tr> <td>Design Effort</td> <td>Complex and time-consuming for complex instruction sets.</td> <td>Easier to design, especially for complex instruction sets.</td> </tr> </tbody> </table>	Feature	Hardwired Control Unit	Microprogrammed Control Unit	Definition	Uses fixed combinational logic to generate control signals.	Uses a set of microinstructions stored in memory (control memory) to generate control signals.	Implementation	Implemented with gates, flip-flops, decoders, and multiplexers .	Implemented using control memory and a microprogram sequencer .	Flexibility	Inflexible; difficult to modify once designed.	Flexible; easy to modify or update control signals by changing microprograms.	Complexity	Less hardware complexity for simple instructions, but increases for complex instructions.	More hardware (control memory) required, but design is simpler for complex instruction sets.	Speed	Faster, as control signals are generated directly through combinational logic.	Slower, as control signals are fetched sequentially from control memory.	Design Effort	Complex and time-consuming for complex instruction sets.	Easier to design, especially for complex instruction sets.	
Feature	Hardwired Control Unit	Microprogrammed Control Unit																					
Definition	Uses fixed combinational logic to generate control signals.	Uses a set of microinstructions stored in memory (control memory) to generate control signals.																					
Implementation	Implemented with gates, flip-flops, decoders, and multiplexers .	Implemented using control memory and a microprogram sequencer .																					
Flexibility	Inflexible; difficult to modify once designed.	Flexible; easy to modify or update control signals by changing microprograms.																					
Complexity	Less hardware complexity for simple instructions, but increases for complex instructions.	More hardware (control memory) required, but design is simpler for complex instruction sets.																					
Speed	Faster, as control signals are generated directly through combinational logic.	Slower, as control signals are fetched sequentially from control memory.																					
Design Effort	Complex and time-consuming for complex instruction sets.	Easier to design, especially for complex instruction sets.																					

	<p>Suitability</p> <p>Best for simple, fixed instruction sets (RISC).</p> <p>Modification</p> <p>Requires redesign of hardware to change instruction set or control logic.</p> <p>Examples</p> <p>Early computers like IBM 360, RISC processors.</p>	<p>Best for complex instruction sets (CISC).</p> <p>Simply update the microprogram in memory to modify instruction set or control signals.</p> <p>CISC processors, VAX, and modern microcoded CPUs.</p>	
C.	<p>Memory Hierarchy</p> <p>Memory hierarchy organizes storage devices in layers based on speed, cost, and capacity. The closer a memory is to the CPU, the faster and more expensive it is per byte. This structure improves performance while keeping costs manageable.</p> <p>Levels of Memory Hierarchy</p> <ol style="list-style-type: none"> 1. Registers <ul style="list-style-type: none"> o Located inside the CPU. o Fastest form of memory. o Holds data currently being processed by the CPU. o Very small in size. 2. Cache Memory <ul style="list-style-type: none"> o High-speed memory between CPU and main memory. o Stores frequently accessed instructions and data to reduce CPU wait time. o Types: L1 (smallest, fastest), L2, L3 (larger but slower). 3. Main Memory (RAM) <ul style="list-style-type: none"> o Stores programs and data currently in use. o Slower than cache but larger in size. o Volatile memory (contents lost on power off). 4. Secondary Storage <ul style="list-style-type: none"> o Examples: Hard disk drives (HDD), Solid-state drives (SSD). o Non-volatile; stores programs and data permanently. o Much slower than RAM but larger and cheaper. 5. Tertiary Storage / Offline Storage <ul style="list-style-type: none"> o Examples: Optical disks, magnetic tapes. o Used for backups and archival storage. o Very high capacity but slowest access time. 		
	<p>Principle</p> <ul style="list-style-type: none"> • Speed decreases as we move down the hierarchy. • Capacity increases as we move down the hierarchy. • Cost per bit decreases as we move down the hierarchy. <p>This design is based on locality of reference:</p> <ul style="list-style-type: none"> • Temporal locality: recently accessed data likely to be accessed again → stored in cache. • Spatial locality: nearby data likely to be accessed soon → prefetch into faster memory. 		
	<p>Diagram (Top to Bottom)</p> <p>CPU Registers → Fastest, smallest, inside CPU</p> <p>Cache Memory → Fast, small, between CPU and RAM</p> <p>Main Memory → Slower, larger, RAM</p> <p>Secondary Storage → Slower, larger, HDD/SSD</p> <p>Tertiary Storage → Slowest, largest, tapes/disks</p>		

	<p>Summary: The memory hierarchy balances speed, cost, and size to ensure the CPU can access data efficiently while keeping overall system cost reasonable.</p>	
D.	<p>Instruction Pipelining Instruction pipelining is a technique used in CPUs to improve instruction throughput by overlapping the execution of multiple instructions. Instead of executing one instruction at a time from start to finish, the instruction is divided into stages (e.g., Fetch, Decode, Execute, Memory Access, Write Back), and each stage processes a different instruction simultaneously.</p> <ul style="list-style-type: none"> Advantages: <ul style="list-style-type: none"> Increases CPU throughput (more instructions per unit time). Reduces CPU idle time. Limitations: <ul style="list-style-type: none"> Pipeline hazards such as data hazards, control hazards, and structural hazards can reduce efficiency. Example: While one instruction is being executed, the next instruction can be decoded, and the third instruction can be fetched from memory. <p>Summary: Instruction pipelining allows concurrent execution of instruction stages, improving CPU performance without increasing clock speed.</p> <p>If you want, I can also make a small diagram showing 5-stage instruction pipelining for easy understanding in exams.</p> <p>Do you want me to do that?</p>	
E.	<p>Here's a structured explanation of File Organization and Access:</p> <p>1. File Organization File organization defines how data is stored in a file on secondary storage (like a hard disk) and how it is structured for efficient access. The choice of organization affects performance and access time.</p> <p>Common Types of File Organization:</p> <ol style="list-style-type: none"> Sequential Organization <ul style="list-style-type: none"> Records are stored one after another in logical order (e.g., ascending key values). Efficient for batch processing and reading all records. Example: Payroll records processed monthly. Limitation: Inserting or updating records in the middle can be slow. Direct (or Hashed) Organization <ul style="list-style-type: none"> Uses a hash function on a key to determine the record's location. Enables fast access to a particular record without reading others. Example: Employee database accessed by Employee ID. Limitation: Collisions may occur, requiring collision resolution techniques. Indexed Organization <ul style="list-style-type: none"> An index table is maintained with pointers to actual records. Combines fast access of direct files with sequential access capability. Example: Library catalog where book titles are indexed. Limitation: Additional storage required for index. 	
	<p>2. File Access Methods</p>	

	<p>File access method determines how records in a file are read or written.</p> <ol style="list-style-type: none"> 1. Sequential Access <ul style="list-style-type: none"> o Records are accessed in order, starting from the beginning. o Suitable for batch processing. o Example: Reading a text file line by line. 2. Direct (Random) Access <ul style="list-style-type: none"> o Records can be accessed directly using a key or address. o Fast and efficient for specific record retrieval. o Example: Banking system retrieving account details by account number. 3. Indexed Access <ul style="list-style-type: none"> o Combines sequential and direct access using an index structure. o Useful for large files where both fast lookup and sequential processing are needed. 	
F.	<h2>1. CPU Speed</h2> <ul style="list-style-type: none"> • CPU speed indicates how fast a processor can execute instructions. • Measured in clock frequency (Hz), e.g., MHz or GHz. • Execution time of a program depends on: $\text{CPU Time} = \text{Instruction Count} \times \text{CPI} \times \text{Clock Cycle Time}$ or equivalently: $\text{CPU Time} = \text{Instruction Count} \times \text{CPI} \times \text{Clock Frequency}$ 	
	<h2>2. CPI (Cycles Per Instruction)</h2> <ul style="list-style-type: none"> • CPI measures the average number of clock cycles required to execute an instruction. • Depends on: <ul style="list-style-type: none"> o Instruction set architecture o Pipeline design o Memory hierarchy (cache hits/misses) • Formula: $\text{CPI} = \text{Total Clock Cycles} / \text{Number of Instructions}$ • Lower CPI → faster CPU for the same clock rate. 	
	<h2>3. MIPS (Million Instructions Per Second)</h2> <ul style="list-style-type: none"> • Measures instruction execution rate of a CPU. • Formula: $[\text{MIPS} = \text{Instruction Count} / (\text{Execution Time} \times 10^6) = \text{Clock Frequency (Hz)} / \{\text{CPI} \times 10^6\}]$ • Higher MIPS → faster instruction execution. 	

- **Limitation:** MIPS can be misleading because different programs and instructions require different cycles.

4. MFLOPS (Million Floating-Point Operations Per Second)

- Measures **floating-point computational performance** of a CPU.
- Formula:

$$\text{MFLOPS} = \text{Number of Floating-Point Operations} / \text{Execution Time in seconds} \times 10^6$$

Useful for scientific and engineering computations.

Summary

Metric	Definition	Formula	Notes
CPU Speed	Clock frequency of CPU	—	Determines basic cycle time
CPI	Cycles per instruction	$\text{CPI} = \text{Total cycles} / \text{Instructions}$	Lower CPI → faster execution
MIPS	Million instructions/sec	$\text{MIPS} = \text{Clock freq} / (\text{CPI} \times 10^6)$	Instruction throughput measure
MFLOPS	Million floating-point ops/sec	$\text{MFLOPS} = \text{FP ops} / (\text{Time} \times 10^6)$	Performance for floating-point calculations

*Note:

1. Read the instruction carefully mentioned in your appointment letter.
2. Provide detail solution with marking scheme as this solution needs to be displayed on website before open house.
3. All paper setters need to rename the question paper file as “Class_Branch_Sem_CourseCode_QPset no.” (e.g. ME_IS_II_MEISC201_QP1) and solution key as “Class_Branch_Sem_CourseCode_SKset no.” (e.g. ME_IS_II_MEISC201_SK1).

4. Kindly remove this note (mentioned in Red text) from the final copy before submitting your Solution key.