

SIES Graduate School of Technology

Department Of Electronics and Telecommunication Engineering

Workshop on Digital System Design on FPGA Using Verilog

15th January 2025 to 15th February 2025 Click <u>here</u> to register

Since their introduction in the 1985, field programmable gate arrays (FPGAs) have become increasingly important to the electronics industry. They have the potential for higher performance and lower power consumption than microprocessors and compared with ASICs, offer lower non-recurrent engineering (NRE) costs, reduced development time, easier debugging and reduced risk. Since modern FPGAs can meet many of the performance requirements of ASICs, they are being increasingly used in their place. The aim of workshop is to provide a platform for students to learn, design and implement digital system on FPGA using Verilog/VHDL.

In this course students will learn Basics of FPGA Board , FPGA Programming using Verilog.

About Instructors:

This course will be taught by a team of expert from SIESGST faculty-Electronics and Telecommunication Department, along with some Industry Experts.

Faculty Members:

- 1. Prof. Dr. Preeti Hemnani
- 2. Prof. Pranavi Nikam

CourseObjectives:

- To undersatnd FPGA and HDL language
- To understand design of combinational circuit using verilog
- To understand design of sequential circuit using verilog
- To understand Test bench and simulation uisng different tools
- To understand Finite state mahine design using verilog
- To undersatnd FPGA and HDL language

Course Outcomes:

At the end of the course, students will be able to

- Implement Verilog design using EDA and xilink platform
- Implement combinational circuits using Verilog
- Implement sequential circuits using Verilog
- Implement FSM using Verilog
- Implement hamming code, error detetction and correction using verilog

CourseContent:

Module	Contents	Hours
1.	1.1 Introduction to basics of FPGA1.2 Introduction to Verilog coding: Data types , Constant, Parameters, Wires , Registers , operators	4hrs
2.	 2.1 Continues and Procedural assignment statement 2.2 Different Modeling style : Gate level, Structural level, Behavioral Level 2.3 Programming based on different modeling style 2.4 Xilink software introduction 	7hrs
3.	3.1: Implementation of combinational circuits on FPGA: Half adder, Full adder, Multiplexer, Decoder	6hrs
4	4.1 : Implementation of sequential circuits on FPGA Flip Flop, Asynchronous counter, Synchronous counter, Mod counter, Sequence detector	8 hrs
5	5.1 : FSM design 5.2: FSM implementation on FPGA	2hrs 6 hrs
6	Hamming code, Error detetction and correction using verilog on FPGA	6 Hrs
7	Designing of Projects .	15hrs

Assessment:

- 1. Module wise assignments and quizzes will be taken.
- 2. Mini Projects will be assigned in a group of 4 students.

CourseCoordinators: Dr. Preeti Hemnani

preetih@sies.edu.i

<u>n</u>

8169215360

Pranavi Nikam pranavim@sies.edu.in

9870201503





SIES Graduate School of Technology

Sri Chandrasekarendra Saraswati Vidyapuram Sector 5, Nerul, Navimumbai-400706

Digital System Design on FPGA using Verilog (15/1/2025 to 15/2/2025)

Event Information
Event Type: Student Development program with Intenship
Event title: Digital System Design on FPGA using Verilog
Resource Person: Dr. Preeti Hemnani, Prof. Pranavi Nikam
Event date: 15/1/2025 to 15/2/2025
Organized for:Stelent Faculty
Organizedby Department : Electronics & Telecommunication Engineering
Target audience :TE students
Branch: EXTC
Number of students registered:31
Number of students joined on first day:31
Number of students completed the course:31
Number of students completed the internship projects:31
Attachments: 1. List of students with internship Projects completed by the students
2. Attendance report
3. Feedback
4. Certificate, Photographs (in JPEG/PNG)

Event Description

EXTC department faculties have conducted 1 month student development program on "Digital System Design on FPGA using Verilog" followed by internship and projects. Program was conducted by Prof. Pranavi Nikam and Prof. Dr. Preeti Hemnani.

Objective of the workshop was to bridge the gap between industry requirements and academic.

Students completed their projects during online internship by SIESGST.

31 students attended the course and successfully developed and submitted project.

Certificates were given to students on successful completion and presentation of developed applications. Feedback was collected and overall feedback shows students were satisfied with content.

1. List of Students:

Sr. No	Students name	Class	Branch	Duration Date From	Date to	Project Title
1	RUTVIK ZAGADE	TE	EXTC	15/1/2025	15/2/2025	Design of Booths multiplier using FPGA
2	AAMIR KAZI	TE	EXTC	15/1/2025	15/2/2025	Wallce tree Multiplier
3	SUKANYA PAWAR	TE	EXTC	15/1/2025	15/2/2025	Design of ALU on FPGA using verilog
4	ROHIT SHARMA	TE	EXTC	15/1/2025	15/2/2025	RISC Processor using verilog
5	DHRUV SINGH	TE	EXTC	15/1/2025	15/2/2025	RISC Processor using verilog
6	JEEVITHA GOWDA	TE	EXTC	15/1/2025	15/2/2025	FIR filter using verilog
7	SAHIL GURKHE	TE	EXTC	15/1/2025	15/2/2025	Cordic Algorithm using verilog
8	SHRAVANI THANGE	TE	EXTC	15/1/2025	15/2/2025	Timer on FPGA using Verilog
9	PRANAV DESHMUKH	TE	EXTC	15/1/2025	15/2/2025	Booths multiplier

10	BHAKTI BHANUSHALI	TE	EXTC	15/1/2025	15/2/2025	Liecene Plate recognization using FPGA
11	KRISH YAGYIK	TE	EXTC	15/1/2025	15/2/2025	RISC Processor using verilog
12	PRANJAL	TE	EXTC	15/1/2025	15/2/2025	Liecene Plate recognization using FPGA
13	POSHANJEET MANDAL	TE	EXTC	15/1/2025	15/2/2025	Booths multiplier
14	ARYAN THAKUR	TE	EXTC	15/1/2025	15/2/2025	Wallce tree Multiplier on FPGA
15	SANSKRUTI MURGUNDE	TE	EXTC	15/1/2025	15/2/2025	Timer on FPGA using Verilog
16	CHITRALEKHA RAUT	TE	EXTC	15/1/2025	15/2/2025	Design of ALU on FPGA using verilog
17	BOBBY MEHTA	TE	EXTC	15/1/2025	15/2/2025	Huffman code generation using verilog
18	KRITIKA SINGH	TE	EXTC	15/1/2025	15/2/2025	Liecene Plate recognization using FPGA
19	JASPRIT KOHLI	TE	EXTC	15/1/2025	15/2/2025	Design of Barrial Shifter using FPGA
20	AARYAN RANADE	TE	EXTC	15/1/2025	15/2/2025	Design of Barrial Shifter using FPGA
21	ESHAAN RANADE	TE	EXTC	15/1/2025	15/2/2025	Design of Barrial Shifter using FPGA
22	VEDANT BHOSALE	TE	EXTC	15/1/2025	15/2/2025	FIR filter using verilog
23	VEDANT DESHPANDE	TE	EXTC	15/1/2025	15/2/2025	Cordic Algorithm using verilog
24	YASH JUVEKAR	TE	EXTC	15/1/2025	15/2/2025	Cordic Algorithm using verilog
25	PRERNA SHARMA	TE	EXTC	15/1/2025	15/2/2025	RISC Processor using verilog
26	SEJAL KESHRI	TE	EXTC	15/1/2025	15/2/2025	Timer on FPGA using Verilog
27	TANISHQ SHINDE	TE	EXTC	15/1/2025	15/2/2025	Image Processing on FPGA
28	SANIKA RANE	TE	EXTC	15/1/2025	15/2/2025	Image Processing on FPGA
29	MAYURESH ABHANG	TE	EXTC	15/1/2025	15/2/2025	Vedic multippiler using FPGA
30	AAYUSH PANDEY	TE	EXTC	15/1/2025	15/2/2025	2*2 Matrix Multiplication using FPGA

	PRATHMESH					Digital Safe locker using
31	TARALE	TE	EXTC	15/1/2025	15/2/2025	FPGA

2. Attendance report:


1																				
							SI	ES GRADUA	TE SCHOOL	OF TECHNIC										
	ATTENDANCE COR						DEPARTME	NT OF ELEC	TRONICS AN	ID TELECOM	LOGY									
	ATTENDANCE FOR	TEM DESIGN	ED COU	RSE					741	ID TELECON	MUNICATI	ON								
	TITLE: DIGITAL SYS	ILM DESIGN	ON FPG	A USING	G VERILOG													010		
	Sr Name	Ro	II No	Bran	ch DATE	-												The	eet	
				1	151	DATE	DATES	DATE4	DATES	DATES			ATE9 D	ATE10 DA	TE11 DA	TE12 DE	TE13 D	TEL DE	1777	
- 1	1 RUTVIK ZAGAD	E 122	A2042	EXTC				1811	201	211	22/1	2/2	271 2	15/1 2	711		711	1172	11315	
L	2 AAMIR KAZI		A2001	EXTC			Om	1000	P.	Retor	phi							ul	Ray	
13	3 SUKANYA PAW		A2053	Extc	4800		Dur	9082	NY.	, pho	som.	pro		Ara 1	Jak 1	4	Set of		Oren	
14	ROHIT SHARMA	122	A2041	EXTC	Rehit	Pald	0.40	1/10	100	200	200	1000	22	97	22 4	9 9	51 9		all	
5	DHRUV SINGH		42014	EXTC	1	600	1200	View .	Roy	Boly.	Talip	Pat-P	Colif 1	Catil 1	of l	21	Coly	latel	Polis	
6	JEEVITHA GOWD	1222	12018	EXTC	Frank	truth	truit	trust	that	timis		T. A	Ta	-	1	1	-	The !	160	
7	SAHIL GURKHE	122A		EXTC	89		1395		1	Bo	James	sing	Jung		Sing	120			XWX	
8	SHRAVANI THAN			EXTC	Sultang				452 thang	Sthange			Harge !	(32-	(1) (1)	620	F12	die	8394	
9	PRANAV DESHML			Extc	ne	(V)	-	132	1932	1	100	Tax		Transp	traig!	Bara	though	gravag	cutara	
10	BHAKTI BHANUSH			EXTC	BRIVER	W Colab	2BV	180	BJB:	ONE	and	CH		030	Total.	00	1	000	02	
11	KRISH YAGYIK	122A2		Extc	and	CARE	LAY	ERY	M	LR3	1	PAS .	L	KRE	PO C	200	KKY	ERE		
12	PRANJAL WALUNJ	122A2		EXTC	a le	X	No.	AR	100	THE .	- AR	12	200	Cha.	72	and a	-	13		1
13	POSHANJEET MAN			EXTC		1	Que to	WHIT	CA	all we	all	401	Barro	all	mest	ST.V	1	12	1367	4
	ARYAN THAKUR	122A2		Extc	May	Myan	Myan	Alyan	myan	Awan		Alyan			thyan	Aryan	Prylan	Augan	-	F
	SANSKRUTI MURGI			Extc	NW		MM	HM	SHM	MM	MM	SUM	RIM	SHY	SHW	SIM	SMM			
	CHITRALEKHA RAU	122A20	013	EXTC	POTET.	FILE.	Part!	Pront-	Pont-	Pant	Prost-	anie-	2003.	Derta .	Prist.	2704	Section -		- Vent	
	BOBBY MEHTA	122A20	011	EXTC	PHAMES	BIMEN	BIMONES	6 Mosta	BIMahta			RIND	-	-	BIMCHE	ence	-		-	_
K	KRITIKA SINGH	122A20	22 E	XTC	Ratika	Batika	Votetiko	Prálika	Ratile	Vintika	Kacholea	Ertle	Noatike.	Variato	(K-12	Wast!	2 FA		L. Viti	
11/	ASPRIT KOHLI	223A20	65 E	xtc	was	William	LADO	BUTTO	(160)	diller.	The same	الرساء	4	con.	AL MAN	STOWN .	2 350			
A	ARYAN RANADE	223A20	67 E	XTC	Adjoon	(Vay	PRIVATE	(Calebrana)	Morn	Maland	ANDRES	Adamad	ASSESSE	AGAN	Delarc		Rive			4
ES	SHAAN RANADE	223A206	58 E	xtc	9	(0)	820	05	500	05	0)	8	Di	00-	5	19	100	- 6	10	-
VE	EDANT BHOSALE	122A201	0 E	ктс	(F)	The state of the s	Star	325	VP2	12	5	57	X	The second	VES	Jan-	1	- 2	- 3	-
VE	DANT DESHPANDE	122A205	8 EX		TEM	YER.	OSRA	(18W .	She!	OSTAD.	CARD.	ion.	Jaha	who	ism.	-	BIT	. C		-
	SH JUVEKAR	122A206	_	_	His.	un	4u	un	1111	2111	411	411	1111	Lill	lui	155	1 37	11		
-	RNA SHARMA	122A2035	_			Neme		AVOIDA.	THETON	Prein	This	G S	Chron	-WG		Tu	141	2	W	
	AL KESHRI	122A2049			500	Did.	The sale	Soid	seld	Seid				Tree		12/20	The		P T	
_			_		-	Jeter.	Sel	730	-	Jan S	Seig	Seje	Sold	Sign	- Seig	Seis	1 50	7		
_	ISHQ SHINDE	122A2054	_	_	THE	444	4 all	412	470	TOLL	ditto.	4	- THE	411	-	4	- 1	- W		ME.
	IKA RANE	122A2045			Kar.	2	5	858	27	87	1	84	18	20	- 84	- 8	1 5			OK
AAY	URESH ABHANG	122A2023	EXT		B.	JUST	(CLA)	NO DE	also	MOD	SIGN	URD	JERI	LUD		ans	1 W	500 19	tec (203)	(d)
AYU.	SH PANDEY	122A2002	Exto		Druch S	grounds	Mara	Thank	Vormer	Krud	Hund	Troud	Mucus	1 During	y Die	B Oru	Nets Vir	ards A	Miner Bi	ices
ATL	HMESH TARALE	122A2033	Extc	1/6	ED-8 14	2)	(0).	(0 1)	0 .	(0)	70	1/0) .	170	. 100)	1/2	1/2	will		Phys C	27.

3. Feedback

ID	Name	Roll No	able to understand	to understand	Are you able to understand Sequential circuit execution?	Are you able to understand FSM execution ?	Content Delivery by Speakers	How relevant you think it was for your	Effectiveness of SDP	Satisfaction in general	Any other suggestion or Your views about SDP
٧	v		basic of FPGA and Verilog	combination al circuit execution	_	~	v	future •	¥	_	·
1	AAMIR KAZI	122A2001	5	4	5	4	4	4	4	5	Nil
2	JEEVITHA GOWDA	122A2018	5	5	5	5	5	5	5	5	
3	JASPRIT KOHLI	223A2065	5	5	5	5	5	5	5		Sdp courses are always helpful to us for all kind of projects and FPGA sdp has taught us many new and innovative things for our mini project and final year project
4	SAHIL GURKHE	122A2043	5	5	5	5	5	5	5	5	No
	SUKANYA PAWAR	122A2053	4	4	4	3	4	4	5	3	
- 6	BOBBY MEHTA	122A2011	5	5	5	5	5	5	5	5	It was good.
- 7	CHITRALEKHA RAUT	122A2013	5	4	4	4	5	5	5	5	No
8	VEDANT BHOSALE	122A2010	4	4	4	4	4	4	4	4	NA
9	ARYAN THAKUR	122A2007	5	5	5	5	5	5	5	5	NO
10	AAYUSH PANDEY	122A2002	4	4	4	4	4	4	4	4	No
11	DHRUV SINGH	122A2014	4	4	4	4	4	4	4	4	N
12	ROHIT SHARMA	122A2041	4	4	4	4	4	4	4	4	Boards are old version
13	KRISH YAGYIK	122A2021	5	5	5	5	5	4	5	5	None
14	YASH JUVEKAR	122A2061	4	5	4	5	5	5	5	5	Good course
15	SEJAL KESHRI	122A2049	4	5	4	5	5	5	5	5	122A2049
16	PRATHMESH TARALE	122A2033	5	5	5	5	5	5	5	5	No
17	BHAKTI BHANUSHALI	122A2009	5	5	4	5	4	4	5	5	no suggestions
18	PRANJAL	122A2031	4	5	4	5	4	5	4	5	Na
19	RUTVIK ZAGADE	122A2042	5	5	5	5	5	5	5	5	No
20	KRITIKA SINGH	122A2022	4	4	4	4	4	4	4	4	None


4. Certificate, Photographs (in JPEG/PNG):








Quiz Result:







Certificate: