

SIES Graduate School of Technology

Department of Electronics and Telecommunication

Presents

**3 days Hands on Training on
FPGA Design using VHDL**

August 4th,5th & September 29th,2018 9.30 AM to 4.00 PM

Since their introduction in the 1985, field programmable gate arrays (FPGAs) have become increasingly important to the electronics industry. They have the potential for higher performance and lower power consumption than microprocessors and compared with ASICs, offer lower non-recurrent engineering (NRE) costs, reduced development time, easier debugging and reduced risk. Since modern FPGAs can meet many of the performance requirements of ASICs, they are being increasingly used in their place. The aim of workshop is to provide a platform for students to learn, design and implement digital system on FPGA using VHDL.

Objectives

Introduction to VLSI design flow & concepts of FPGA's & CPLD's
Implementation of combinational & sequential circuits on FPGA using VHDL
Design of Finite State Machine & its implementation on FPGA using VHDL.

Course Contents

Introduction to VLSI design flow & concepts of FPGA's & CPLD's
Combinational circuit design using VHDL & its FPGA implementation.
Sequential circuit design using VHDL & its FPGA implementation.
Design of Finite State Machine (FSM) using VHDL & its FPGA implementation

Speakers

Prof. Preeti Hemnani
Prof. Abhishek Kadam
Prof. Pranavi Mhatre

Who Should Attend

Any student from SE (EXTC/IT/CE) - First come first serve (Seat available only for 20 students- 10 groups with 2 members each)

Registration Fees

Course Fees: FREE

(Cost of certificate will be applicable)

Contact for Registration

Prof. Pranavi Mhatre
Email ID : pranavi.mhatre@siesgst.ac.in